A construction is given for simulating any deterministic finite state machine (FSM) on a quantum computer in a space-efficient manner. By constructing a superposition of input strings of lengths K or less, questions can be asked about the FSM, such as the inputs that reach particular nodes, and the answers can be found using a search algorithm. This has implications for the eventual utility of quantum computers for software validation.
Introduction
An important question is: Can quantum parallelism be used to simulate the execution of ordinary software on a very wide range of inputs. If so, then it could be a useful tool for software validation.
A simpler question is: Can quantum parallelism simulate the execution of a deterministic finite state machine (FSM) for all input strings of length K or less. Various problems could be answered such as which input strings cause the machine to halt at node n.
In broad outline, we make the FSM reversible by causing it to write symbols to an output tape whenever it enters a node. Then the machine can be operated in reverse simply by reversing the roles of input and output.
We assume the input and output alphabets are binary, that the input and output strings are encoded as binary numbers, and that the input and output tapes are represented as quantum shift registers of sufficient length. Figure 1 demonstrates a FSM set up in this way. Arcs marked with ǫ simply fall through without reading a symbol.
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To answer questions, we can use the Grover search algorithm [1] . We first place the input shift register into a superposition of all possible inputs. Then we evolve the FSM forward, invert the amplitude of any quantum states in which the answer is true, and devolve the FSM back to the initial condition. Then we apply the diffusion transform to enhance the probability of the marked states. This is repeated the necessary number of times, and then an observation is performed on the state. This entire procedure is repeated enough times to get a good statistical sample of the answer states.
As an example of question answering, consider the FSM in Figure 2a . The question is: Which input strings will cause the machine to halt in node 2? Clearly the answer is all strings satisfying the regular expression 0 * 10 * 1, but let us see how it would be done.
Encoding of input strings of length ≤ K
To encode strings of various lengths in a binary input register of fixed length, it is necessary to encode the length. In this construction, this is done by pre-pending a high-order 1 bit.
Consider an input string a of length k ≤ K where a = a k−1 , ..., a 0 where a 0 is the first symbol to be read, a 1 is the second, and so on. The string is encoded as a K + 1-bit integer I:
The 2 k term appends a 1-bit to the high-order end of the integer I, and this will act as a terminating marker.
Augmenting the FSM to handle encoded inputs
In order to see if the FSM will stop in node n when given input a, we will need to augment node n with an additional node n ′ and network to detect the terminating 1 bit followed by as many remaining high-order 0 bits as exist in the input register. If after processing all K + 1 bits of input the machine is in node n ′ , then it would have stopped in node n on the un-encoded string. This augmentation is shown in Figure 2b . The original machine stops in node 2 just if the modified machine is found in node 3 after processing the entire input register.
Construction of the Reversible FSM
A deterministic FSM is a tuple I, S, N, A where I is the finite input vector defined over alphabet S, S is the alphabet, in this case binary: S = {0, 1}, N is the set of nodes of the FSM, in this case numbered 0, 1, ...,
A is the set of arcs of the FSM, A ⊆ N × S + × N where S + = S ∪ {ǫ} is the alphabet augmented with the symbol ǫ. An ǫ in an arc indicates that the arc "falls through" without reading an input symbol.
A reversible FSM is a tuple I, S, N, A r , O in which arcs of A r ⊆ N × S + × N × S + can optionally write symbols to an output register O, where O is a vector over S. An arc a ∈ A r is a tuple n, s, m, t where n is the source node, s is the input symbol or ǫ, m is the destination node, and t is the output symbol or ǫ. If the input symbol s is ǫ, then a can be the only arc leaving n, and the arc is traversed without reading any input. If the output symbol t is ǫ, then the arc a does not write an output symbol when it is traversed.
Define ·n the set of upstream arcs of node n as ·n = { x, s, n, t ∈ A r }.
To construct A r , first copy all arcs in A, giving ǫ as the output symbol:
Then for each set of upstream arcs of n ∈ N such that | · n| > 2 perform the following replacement: where the upstream arcs are ·n = { x 0 , s 0 , n, t 0 , x 1 , s 1 , n, t 1 , ..., x k , s k , n, t k } they are replaced by:
where n ′ is a newly created node. Repeat this process until all nodes have 2 or fewer upstream arcs.
At this point in the construction, all output symbols in A r are ǫ. The next step is to supply binary output symbols. For each n ∈ N where
replace these arcs by
where the square brackets indicate the optional second arc. Now the reversible FSM is complete. r is a function, by construction.
Implement FSM in a Quantum Computer
For the state machine, we will use a small register N in which the node n is encoded as a binary number.
For input and output we will use registers I and O, respectively, which can be conditionally rotated in place depending on which node the FSM is in. The LSB of each register will be the point from which bits are removed or inserted. The conditional rotation of the input register, denoted U i , is a unitary transform on the bits of N concatenated with those of I. Similarly, the conditional rotation of the output register O is effected by unitary transform U o , operating upon the bits of N and O.
Operation of the FSM is effected by U m , the unitary transform of the machine, operating on the bits of N , the LSB of I, and the LSB of O.
In the initial condition, the input register contains the input bit string, or a superposition, shifted left by 1 bit. The output register contains all zero bits, and N contains the number 0 representing the initial node.
To perform a step of computation, apply the transforms in the sequence U i , U m , U o . If N is in a reading state, U i shifts a data bit into the LSB. U m changes the node from source to destination. If the source node was a reading node, the LSB of the input register is cleared. If the destination node is a writing node, the LSB of the output register is set to the needed output. Finally, if the destination node is a writing node, the U o transform does a left-rotate of the output register. Since the output register was initially empty, this rotates a zero bit into the LSB. Figure 3 shows the structure of the computation.
The machine can be reversed in an exactly symmetrical fashion by applying transforms U It is assumed that this unitary transform and others could be implemented in a physically realizable quantum computer by using universal gates such as the Toffoli gate [2] .
The input unitary transform U i is a 1 − 1 onto function of ket-vectors consisting of the N register and the I register, |N, I . For nodes n ∈ N that read input, the I register is rotated to the right by one bit, where the LSB is considered to be on the right. For other nodes, the I register is unchanged.
The output unitary transform U o is a 1 − 1 onto function of ket-vectors consisting of the N register and the O register, |N, O . For nodes n ∈ N that, when entered, require an output bit to be written, the O register is rotated left by one bit, where the LSB is considered to be on the right. For other nodes, the O register is unchanged.
Unaddressed Questions
The question remains: How many iterations of the sequence U i , U m , U o are necessary to run the FSM to completion on all possible inputs? Is there a solution involving some sort of cursor register [3] , in which an isolated qubit can be observed? Related question: what happens if the machine runs too long?
